current location :home>People
Dr. Quan Pan is a full professor at the Southern University of Science and Technology. He graduated with a Bachelor of Science degree in Electronic Science and Technology from the University of Science and Technology of China in 2005. He obtained a Ph.D. in Philosophy in Electronic and Computer Engineering from the Hong Kong University of Science and Technology in 2014. From 2005 to 2009, he worked as an RF chip engineer at Beijing Minxin Technology Co., Ltd. From 2014 to 2018, he served as a senior staff engineer at eTopus Technology Inc., a high-speed hardware startup in Silicon Valley, USA. His research focuses on high-speed analog/RF integrated circuit design, including Wireline/Wireless high-speed communication integrated circuits, optical communication integrated circuits, Serdes/clock and data recovery (CDR) circuits, low-noise amplifiers/frequency synthesizers, and silicon photonics interconnect research. As a team leader, he has not only published more than 70 high-level academic papers in international mainstream conferences/journals but also has more than 8 years of rich work experience at home and abroad, including 4 years of cutting-edge experience in Silicon Valley. He has received awards such as the IEEE Circuits and Systems Society Outstanding Young Author Award, Southern University of Science and Technology President’s Youth Research Award, Southern University of Science and Technology Excellent Teaching Award, and Southern University of Science and Technology Excellent College Tutor Award.
Recruitment Information: The research group is currently recruiting Research Assistant Professors, Postdoctoral Fellows, and Research Assistants, as well as accepting applications for master’s students with recommendations for exemption from entrance exams, master’s students applying as their first choice, and doctoral students with recommendation for exemption from entrance exams. Students who already have a master’s degree from China or abroad can apply for a doctoral program without taking an entrance exam. We also welcome visiting scholars and exchange students from top universities around the world (recruitment information is lasting). Those interested in joining should send their application email and resume to: panq@sustech.edu.cn.
2014 Ph.D. Department of Electrical and Computer Engineering, the Hong Kong University of Science and Technology
2005 B.S. Department of Electrical Engineering, University of Science and Technology of China
2024-present, Southern University of Science and Technology, Professor
2022-2024, Southern University of Science and Technology, Associate Professor
2018-2022, Southern University of Science and Technology, Assistant Professor
2014-2018, eTopus Tech. Inc., Senior Engineer
2005-2009, Beijing Time Minxin Technology Co., Ltd, RF Engineer
High-speed Optical Communication IC Design
Serdes/CDR Circuit
Analog/RF Circuit Design
Research on silicon optical interconnection
GaN IC Design
2023 Southern University of Science and Technology President Youth Research Award
2021 Excellent Teaching Award of Southern University of Science and Technology
2020 Outstanding Academy Mentor Award at Southern University of Science and Technology
2017 Outstanding Young Author Award, IEEE Circuit Systems Society
[1] L. Zhong, H. Wu, W. Wu, C. Wang, W. Xiao, W. Wang, X. Luo, Y. Zhang, D. Xu, T. Fan, Z. Li, X. Cheng, and Q. Pan*, “A 2×56 Gb/s 0.78 pJ/b PAM-4 Crosstalk Cancellation Receiver With Active Crosstalk Extraction Technique in 28-nm CMOS,” IEEE J. Solid-State Circuits, 2024.
[2] X. Luo, X. You, H. Mosalam, H. Qiao, D. Xu, Z. Li, T. Fan, W. Zhou, H. Wu, L. Zhong, P. Y. Chiang, and Q. Pan*, “A 224Gb/s/wire Single-Ended PAM-4 Transceiver Front-End with 29dB Loss Compensation for 800GbE/1.6TbE,” in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, USA, pp. 132-134, 2024.
[3] L. Zhong, H. Wu, Y. Zhang, X. Cheng, W. Wu, X. Luo, T. Fan, D. Xu, and Q. Pan*, “A 112Gb/s/pin Single-Ended Crosstalk-Cancellation Transceiver with 31dB Loss Compensation in 28nm CMOS,” in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, USA, pp. 134-136, 2024.
[4] W. Wu, H. Wu, L. Zhong, X. Chen, X. Luo, D. Xu, Z. Li and Q. Pan*, “A 64Gb/s/pin PAM4 Single-Ended Transmitter with Merged Pre-Emphasis Capacitive Peaking Crosstalk Cancellation for Memory Interfaces in 28nm CMOS,” in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, USA, pp. 240-242, 2024.
[5] L. Zhong, Y. Zhang, X. Luo, H. Wu, X. Cheng, W. Wu, Z. Li, and Q. Pan*, “A 2×112 Gb/s 0.34 pJ/b/lane Single-Ended PAM4 Receiver with Multi-Order Crosstalk Cancellation and Signal Reutilization Technique in 28-nm CMOS,” in Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. & Circuits), Hawaii, USA, 2024.
[6] X. Cheng, H. Wu, L. Zhong, W. Wu, and Q. Pan*, “A 2 × 56 Gb/s Single-Ended Orthogonal PAM-7 Transceiver with Encoder-Based Channel-Independent Crosstalk Cancellation in 28-nm CMOS,” in Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. & Circuits), Hawaii, USA, 2024.
[7] F. Chen, C. P. Yue, and Q. Pan*, “A 56-Gbaud 7.3-Vppd Linear Modulator Transmitter with AMUX-based Re-configurable FFE and Dynamic Triple-stacked Driver in 130-nm SiGe BiCMOS,” in Proc. IEEE Custom Integrated Circuits Conf. (CICC), Denver, CO, USA, 2024.
[8] H. Wu, W. Wu, L. Zhong, X. Chen, Y. Zhang, X. Luo, D. Xu, X. Yu, and Q. Pan*, “A 128Gb/s PAM-4 Transmitter with Edge-Boosting Pulse Generator and Pre-Emphasis Asymmetric Fractional-Spaced FFE in 28nm CMOS,” in Proc. IEEE Custom Integrated Circuits Conf. (CICC), Denver, CO, USA, 2024.
[9] J. Yang, Q. Pan*, J. Yin, and Pui-In Mak, “A 2.0-to-7.4 GHz 16-Phase Delay-Locked Loop With a Sub-0.6-ps Phase-Delay Error in 40-nm CMOS,” IEEE Trans. Microw. Theory Techn., vol. 71, no. 8, pp. 3596-3604, Aug. 2023.
[10] Q. Jiang and Q. Pan*, “Analysis and Design of Tuning-less mm-Wave Injection-Locked Frequency Dividers with Wide Locking Range Using 8th-Order Transformer-Based Resonator in 40 nm CMOS,” IEEE J. Solid-State Circuits, vol. 57, no. 9, pp. 2812-2828, Sept. 2022.